

CLAIMS

1. A circuit for calculating a second data set based on a first data set calculated by at least a calculation device (31) that is capable of calculating a data in a predefined number of clock cycles, said calculation device having an input (311) and an output (312), said circuit being characterized in that it comprises transport means (32) for routing a data of the first data set from the output to the input of the calculation device, in a number of clock cycles depending on the number of data of the first data set and of the predefined number of cycles necessary for the calculation of a data, a data advancing through said transport means with each clock cycle.

10 2. A circuit as claimed in claim 1, characterized in that the transport means comprise regulation means (35) for regulating the number of cycles necessary for transporting a data from the output to the input of said calculation device.

15 3. A circuit as claimed in one of the claims 1 or 2, characterized in that the transport means comprise at least a clock-activated register (321), said register being capable of storing a new data with each clock cycle.

4. A system for calculating intracolumn permutation elements of an interleaver, said system comprising a circuit as claimed in claim 1.

20

5. A decoding circuit comprising a system as claimed in claim 4.

6. An electronic device comprising a decoding circuit as claimed in claim 5.

25

7. A communication network comprising at least a transmitter capable of sending signals, a transmission channel, a receiver capable of receiving said signals and a decoding circuit as claimed in claim 5.